-
National Semiconductor DP8400 - page 1
TL/F/5012 The DP8400 Family of Memory Interface Circuits AN-302 National Semiconductor Application Note 302 Charles Carinalli Mike Evans February 1986 The DP8400 Family of Memory Interface Circuits INTRODUCTION The rapid development in dynamic random access memory (DRAM) chip storage capability, coupled with significant component cost reductions, h ...
-
National Semiconductor DP8400 - page 2
Indicates that there is a 3 k X pull-up resistor on these outputs when they are disabled. TL/F/5012 – 1 FIGURE 1. DP8409A Block Diagram TABLE II. DP8409A Mode Select Options Mode (RFSH ) M1 M0 Mode of Operation Conditions M2 0 0 0 0 Externally Controlled Refresh RF I/O e EOC 1 0 0 1 Auto RefreshÐForced RF I/O e Refresh Request (RFRQ) 2 0 1 0 Int ...
-
National Semiconductor DP8400 - page 3
Drams may be 16k, 64k or 256k For 4 banks, can drive 16 data bits a 6 check bits for ECC. For 2 banks, can drive 32 data bits a 7 check bits for ECC. For 1 bank, can drive 64 data bits a 8 check bits for ECC. * These outputs may need damping resistors to prevent overshoot, undershoot at memories. TL/F/5012 – 2 FIGURE 2. Typical Application of DP8 ...
-
National Semiconductor DP8400 - page 4
Refreshing The DP8409A also provdes hidden refresh capability while in one of the automatic access modes ( Figure 4 ). In this mode, it will automatically perform a refresh without the sys- tem being interrupted. To do this, the DP8409A requires two clock signals, refresh clock (RFCK) which defines the re- fresh period (usually 16 m s), and RAS gen ...
-
National Semiconductor DP8400 - page 5
Two new devices are now available for this application. The DP84240 is pin and function compatible with the DM74S240. The DP84244 is likewise compatible with the DM74S244. However, this is where the similarity between the devices ends. Both the DP84240 and the DP84244 have been designed specifically to drive DRAM arrays. Fig- ure 5 shows a typical ...
-
National Semiconductor DP8400 - page 6
TL/F/5012 – 8 FIGURE 7a. Typical Power Dissipation for DP84240 at V CC e 5.5V (All 8 drivers switching simultaneously) TL/F/5012 – 9 FIGURE 7b. Typical Power Dissipation for DP84244 at V CC e 5.5V (All 8 drivers switching simultaneously) The output stages of the DP84240 and the DP84244, al- though well matched, are relatively low impedance. Out ...
-
National Semiconductor DP8400 - page 7
TABLE IV. Check Bit Overhead for Multiple Bit Error Detection and Single Bit Error Correction Number of Bits Number of Percentage in Memory Check Bits of Excess Data Word Required Memory 8 5 63% 16 6 38% 24 6 (7) 25% (29%) 32 7 22% 48 7 (8) 15% (17%) 64 8 13% Note: The number stated assumes the use of the DP8400; the number in parentheses is requir ...
-
National Semiconductor DP8400 - page 8
TL/F/5012 – 11 FIGURE 9a. Normal Write Mode with DP8400 TL/F/5012 – 12 FIGURE 9b. Normal Read Mode Using the Error Monitoring Method with the DP8400 TL/F/5012 – 13 FIGURE 9c. Normal Read Mode Using the Always Correct Method with the DP8400 * C2, C3 generate odd parity TL/F/5012 – 14 FIGURE 10. DP8400 Matrix 8 ...
-
National Semiconductor DP8400 - page 9
A key advantage of the DP8400 is that it has three error flags detailing the type of error occurrence. These are gen- erated using the syndrome word in the manner shown in Figure 11 . The resulting error type identifications are shown in Table V. The three error flags allow complete error type identification, plus the unique determination of double ...
-
National Semiconductor DP8400 - page 10
After the complement correct cycle, the memory must be rewritten with the corrected data since the address now contains data that is complemented. Full error reporting is available from the DP8400 after the second read, the com- plement read, of memory. This is shown in Table VI. This method is a very effective tool to avoid system crash due to mem ...
-
National Semiconductor DP8400 - page 11
MICROPROCESSOR INTERFACE CIRCUITS The major 8-bit, 16-bit and 32-bit microprocessors have dif- ferent control signal timing. There are also a number of speed options. The DP8400 family was designed, not for a specific microprocessor, but rather, significant control flexi- bility has been provided on both the DP84XX DRAM control- ler/drivers and the ...
-
National Semiconductor DP8400 - page 12
The DP8400 DRAM interface family provides complete solu- tions to memory support. This begins with the LSI functions such as the DP8400 expandable error checker/corrector and the DP8409A DRAM controller/driver. It continues with the DP84240 and the DP84244 high performance buffer/ drivers. Finally, it concludes with easy interface to popular microp ...
-
National Semiconductor DP8400 - page 13
13 ...
-
National Semiconductor DP8400 - page 14
AN-302 The DP8400 Family of Memory Interface Circuits LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A criti ...
¿Tienes una pregunta acerca de National Semiconductor DP8400?
Utiliza el formulario que se encuentra abajo
Si con la ayuda del manual de instrucciones encontrado no has podido solucionar tu problema con National Semiconductor DP8400, haz una pregunta utilizando el formulario que se encuentra abajo. Si alguno de los usuarios ha tenido un problema parecido con National Semiconductor DP8400 probablemente compartirá una forma de solucionarlo.