English dropdown-ico

Manual Intel SL22U

35 pages Not applicable
Download

Go to site of 35

Summary
  • Intel SL22U - page 1

    i In tel® 64 Ar chitectur e x2APIC Specification Re ference Number: 318148-004 March 2010 ...

  • Intel SL22U - page 2

    ii INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNE CTION WITH INT EL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPE L OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANT- E D B Y TH I S D O C U M E NT . E X C E P T A S P R O V ID E D I N INTEL’ S T ERMS AND C ONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSU MES NO LIABILITY WHATSOEV ...

  • Intel SL22U - page 3

    1-1 INTR ODUCTION CHAPT ER 1 IN TRODUCTION 1.1 IN TRODUCTION The xAPIC architecture provided a key me chanism for interrupt delivery in many generations of Intel processors and platforms across different market segments. This document describes the x2APIC architecture which is extended from the xAPIC archi- tecture (the latter was first implemented ...

  • Intel SL22U - page 4

    1-2 IN TRODUCTION However no modifications are required to PCI or PCIe device s that support direct interrupt delivery to the processors via Me ssage Signaled Interrupts. Similarly no modifications are required to the IOxAPI C. The routing of interrupts fr om these devices in x2APIC mode leverages the inte rrupt remapping architecture specified in ...

  • Intel SL22U - page 5

    1-3 INTR ODUCTION 1.4 R EF ERENC ES • Intel ® 64 and IA-32 Architectures Software Developer’s Manual (in five volumes) http://developer .intel.com/products/processor/manuals/index.htm • Intel Virtualization T echnology for Directed I/O, Rev 1.1 specification http://download.intel.com/technology/com puting/vptech/Intel(r)_VT_for_Direc t_IO.pd ...

  • Intel SL22U - page 6

    1-4 IN TRODUCTION This page intentionally left blank ...

  • Intel SL22U - page 7

    2-1 LO C A L X 2A PIC ARCHITECTURE CHAPT ER 2 LO C A L X 2APIC ARCHIT ECTUR E 2.1 X 2APIC ENHANCEMEN TS The key enhancements provided by the x2 A PIC architecture o ver xAPIC are the following: • Support for two modes of operation to pr ovide backward compatibility and exten- sibility for future platform innov ations: — In xAPIC compatibility m ...

  • Intel SL22U - page 8

    2-2 LO C A L X 2APIC ARCHITECTU RE 2.2 DET ECTING AND ENABLING X 2APIC A processor’s support to operate its local APIC in the x2APIC mode can be detected by querying the extended feature flag in formation reported by CPUID . When CPUID is executed with EAX = 1, the returned value in ECX[Bit 21] indicates processor ’ s support for the x2APIC mod ...

  • Intel SL22U - page 9

    2-3 LO C A L X 2A PIC ARCHITECTURE bit 10 to zero. Se ction 2.7, “x2APIC ST A TE TRANSITIONS” provides a detailed state diagram for the state transitions allowed for the local APIC. 2.3 X 2APIC MODE R EGISTER IN T ERF ACE In xAPIC mode, the software model for accessing the APIC registers is through a memory mapped interface. Specifically , the ...

  • Intel SL22U - page 10

    2-4 LO C A L X 2APIC ARCHITECTU RE • The SELF IPI register is available only if x2APIC mode is enabled. The MSR address space is compressed to allow for future growth. Ev ery 32 bit register on a 128- bit boundary in the legacy MMIO space is mapped to a single MSR in the local x2APIC MSR address s pace. The upper 32-bits of all x2APIC MSRs (excep ...

  • Intel SL22U - page 11

    2-5 LO C A L X 2A PIC ARCHITECTURE 0120H 012H ISR bits 64:95 Read Only. 0130H 013H ISR bits 96:127 Read Only. 0140H 014H ISR bits 128:159 Read On ly. 0150H 015H ISR bits 160:191 Read On ly. 0160H 016H ISR bits 192:223 Read On ly. 0170H 017H ISR bits 224:255 Read On ly. 0180H 018H T rigger Mode Regi ster (TMR); bits 0:31 Rea d O nl y. 0190H 019H TMR ...

  • Intel SL22U - page 12

    2-6 LO C A L X 2APIC ARCHITECTU RE 2.3.3 Reserv ed Bit Checking Section 2.3.2 and Ta b l e 2 - 2 specifies the reserved bit de finitions for the APIC regis- ters in x2APIC mode. Non-zero writes (by WRMSR instruction) to reserv ed bits to these registers will raise a general protection fault exception while reads return zeros (RsvdZ semantics). 0320 ...

  • Intel SL22U - page 13

    2-7 LO C A L X 2A PIC ARCHITECTURE 2.3.4 Error Handling RDMSR and WRMSR operations to reserved addresses in the x2APIC mode will r aise a GP fault. (Note: In xAPIC mode, an APIC error is indicated in the Er ror Status Register on an illegal register access.) Additionally reserved bit violations cause GP faults as detailed in Section 2.3.3 . Beyond ...

  • Intel SL22U - page 14

    2-8 LO C A L X 2APIC ARCHITECTU RE Other semantics change related to reading/ writin g the ICR in x2APIC mode vs. xAPIC mode are: • Completion of the WRMSR instruction to the ICR does not guar antee that the interrupt to be dispatched has been rece ived by the targeted processors. If the system software usage requires this guar antee, then the sy ...

  • Intel SL22U - page 15

    2-9 LO C A L X 2A PIC ARCHITECTURE last write to the ESR. Errors are collecte d regardless of L VT Error mask bit, but the APIC will only issue an interrupt due to the error if the L VT Error mask bit is cleared. In the x2APIC mode, the write of a zero valu e is enforced. Softw are writes zero’ s to the ESR to clear the error status. Writes of a ...

  • Intel SL22U - page 16

    2-10 LO C A L X 2APIC ARCHITECTU RE 2.3.7 VM-e xit Contr ols for MSRs and x2APIC R egisters The VMX architecture allows a VMM to specify l i s t s o f M S R s t o b e l o a d e d o r s t o r e d o n VMX transitions usin g the VMX-tr ansition MSR areas (see VM-exit MSR -store address field, VM-exit MSR -load address filed, and VM-entry MSR -load add ...

  • Intel SL22U - page 17

    2-11 LO C A L X 2A PIC ARCHITECTURE than 32 bits in its hardware. System software should be agnostic to the actual number of bits that are implemented. All non-implemented bits will return zeros on reads by software. The APIC ID value of FFFF_FFFFH and the highest v alue corresponding to the imple- mented bit-width of the local APIC ID register in ...

  • Intel SL22U - page 18

    2-12 LO C A L X 2APIC ARCHITECTU RE In the xAPIC mode, the Destination Format R egister (DFR) through MMIO interface determines the choice of a flat logical mode or a clustered logical mode. Flat logical mode is not supported in the x2APIC mode. Hence the Destination Format Register (DFR) is eliminated in x2APIC mode. The 32-bit logical x2APIC ID f ...

  • Intel SL22U - page 19

    2-13 LO C A L X 2A PIC ARCHITECTURE 2.4.3 Interrup t Command Regis ter In x2APIC mode, the layout of the Interrupt Command Re gister is shown in Figure 2- 5 . The lower 32 bits of ICR in x2APIC mode is identical to the lower half of the ICR in xAPIC mode, except bit 12 (Delivery Status) is not used since it is not needed in X2APIC mode. 1 The desti ...

  • Intel SL22U - page 20

    2-14 LO C A L X 2APIC ARCHITECTU RE debugging; however , software should not assume the value returned by reading the ICR is the last written value. A destination ID value of FFFF_FFFFH is used for broadcast of interrupts in both logical destination and physical destination modes. 2.4.4 Deriving Logical x2APIC ID fr om the Local x2APIC ID In x2APIC ...

  • Intel SL22U - page 21

    2-15 LO C A L X 2A PIC ARCHITECTURE The SELF IPI register is a write-only regist er . A RDMSR instruction with address of the SELF IPI register will raise a GP fault. The handling and prioritization of a self-IPI sent via the SELF IPI register is architec- turally identical to that for an IPI sent vi a the ICR fro m a legacy xAPIC unit. Specifi- ca ...

  • Intel SL22U - page 22

    2-16 LO C A L X 2APIC ARCHITECTU RE Directed EOI capability is intended to enable system software to perform directed EOIs to specific IOxAPICs in the system. System software desiring to perform a directed EOI would do the following: • inhibit the broadcast of EOI message by setting bit 12 of the Spurious Interrupt V ector Re gister , and • fol ...

  • Intel SL22U - page 23

    2-17 LO C A L X 2A PIC ARCHITECTURE x2APIC modes of a local x2APIC u nit. Layout of the Local APIC V ersion register is as shown in Figure 2-8 . The Directed EOI feature is supported if bit 24 is set to 1. 2.6 IN TERA CTION WITH PROCESSOR C ORE OPERA TING MODES Similar to the xAPIC architecture, the APIC registers defined in the x2APIC architec- tu ...

  • Intel SL22U - page 24

    2-18 LO C A L X 2APIC ARCHITECTU RE • The local APIC ID is initialized by hardw are with a 32 bit ID (x2APIC ID). The lowest 8 bits of the x2APIC ID is the le gacy local xAPIC ID, and is stored in the upper 8 bits of the A PIC register for access in xAPIC mode. • The following APIC registers are reset to all zeros for those fields that are defi ...

  • Intel SL22U - page 25

    2-19 LO C A L X 2A PIC ARCHITECTURE 2.7 .1.1 x2APIC A fter R ESET The valid transitions from the xAPIC mode state are: • to the x2APIC mode by setting EXT to 1 (resulting EN=1, EXTD= 1). The physical x2APIC ID (see Figure 2-3 ) is preserved across this tr ansition and the logical x2APIC ID (see Figure 2-4 ) is initialized by hardware during this ...

  • Intel SL22U - page 26

    2-20 LO C A L X 2APIC ARCHITECTU RE A RESET in the disabled state place s the x2 APIC in the xAPIC mode. All APIC registers (including the local APIC ID regist er) are initialized as described in Se ction 2.7.1 . An INIT in the disabled state keeps the x2APIC in the disabled state. 2.7 .1.4 S tate Changes From xAPIC Mode t o x2APIC Mode After APIC ...

  • Intel SL22U - page 27

    2-21 LO C A L X 2A PIC ARCHITECTURE processor topology . The relevant information in CPUID leaves 01H and 04H do not directly map to individual lev els of the topology , but merely relate to the sharing characteristics below different levels. The extended topology enumeration leaf of CPUID provides topology information and data that simplify the al ...

  • Intel SL22U - page 28

    2-22 LO C A L X 2APIC ARCHITECTU RE The lowest level number is zero. Level numbe r = 0 is reserved to specify SMT -rel ated topology information (see Hyper- Threading T e chnology in Section 7.8 of “Intel® 64 and IA-32 Architectures Software Developer’ s Manual“, V ol. 3A). I f SMT is not present in a processor implementation but CPUID leaf ...

  • Intel SL22U - page 29

    2-23 LO C A L X 2A PIC ARCHITECTURE 2.8.1 Consistency o f APIC IDs and CPUID The consistency of physical x2APIC ID in MSR 802H in x2A PIC mode and the 32-bit value returned in CPUID .0BH:EDX is facilitated by processor hardware. CPUID.0BH:EDX will report the full 32 bit ID, in xAPIC and x2APIC mode. This allows BIOS to determine if a system has pro ...

  • Intel SL22U - page 30

    2-24 LO C A L X 2APIC ARCHITECTU RE • R e-directible/Lowest Priority inter-processor interrupts are not supported in the x2APIC architecture. ...

  • Intel SL22U - page 31

    2-25 LO C A L X 2A PIC ARCHITECTURE This page intentionally left blank ...

  • Intel SL22U - page 32

    2-26 LO C A L X 2APIC ARCHITECTU RE ...

  • Intel SL22U - page 33

    Index-1 INDEX A APIC . . . . . . . . . . . . . . . . . . . . . . . 1, 2, 1, 6, 7, 9, 17 APIC ID . . . . . . . . . . . . . . . . . . . . . . . . . 3, 11, 14, 23 C CPUID instruction deterministic cache parameters leaf . . . . . . . . 21 D DFR Destination Format Register . . . . . . . . . 3, 12, 18 E EOI End Of Interrupt register . . . . . . . . . . . ...

  • Intel SL22U - page 34

    Index-2 S SELF IPI register . . . . . . . . . . . . . . . . . . . . . . . . 4, 7 SVR Spurious Interrupt Vector Register . . . . . . . . . 16 T TMR Trigger Mode Register . . . . . . . . . . 5, 15, 16, 18 TPR Task Priority Register . . . . . . . . . . . . . . . 4, 7, 18 X x2APIC . . . . . . . . . . . . . . . . . . . . . . . 2, 1, 2, 15, 23 x2APIC ID ...

  • Intel SL22U - page 35

    Index-3 This page intentionally left blank ...

Manufacturer Intel Category Processor

Documents that we receive from a manufacturer of a Intel SL22U can be divided into several groups. They are, among others:
- Intel technical drawings
- SL22U manuals
- Intel product data sheets
- information booklets
- or energy labels Intel SL22U
All of them are important, but the most important information from the point of view of use of the device are in the user manual Intel SL22U.

A group of documents referred to as user manuals is also divided into more specific types, such as: Installation manuals Intel SL22U, service manual, brief instructions and user manuals Intel SL22U. Depending on your needs, you should look for the document you need. In our website you can view the most popular manual of the product Intel SL22U.

Similar manuals

A complete manual for the device Intel SL22U, how should it look like?
A manual, also referred to as a user manual, or simply "instructions" is a technical document designed to assist in the use Intel SL22U by users. Manuals are usually written by a technical writer, but in a language understandable to all users of Intel SL22U.

A complete Intel manual, should contain several basic components. Some of them are less important, such as: cover / title page or copyright page. However, the remaining part should provide us with information that is important from the point of view of the user.

1. Preface and tips on how to use the manual Intel SL22U - At the beginning of each manual we should find clues about how to use the guidelines. It should include information about the location of the Contents of the Intel SL22U, FAQ or common problems, i.e. places that are most often searched by users in each manual
2. Contents - index of all tips concerning the Intel SL22U, that we can find in the current document
3. Tips how to use the basic functions of the device Intel SL22U - which should help us in our first steps of using Intel SL22U
4. Troubleshooting - systematic sequence of activities that will help us diagnose and subsequently solve the most important problems with Intel SL22U
5. FAQ - Frequently Asked Questions
6. Contact detailsInformation about where to look for contact to the manufacturer/service of Intel SL22U in a specific country, if it was not possible to solve the problem on our own.

Do you have a question concerning Intel SL22U?

Use the form below

If you did not solve your problem by using a manual Intel SL22U, ask a question using the form below. If a user had a similar problem with Intel SL22U it is likely that he will want to share the way to solve it.

Copy the text from the picture

Captcha
New picture

Comments (0)